

**National Workshop**  
**on**  
**VLSI DESIGN FLOW USING CADENCE EDA TOOL**  
**(NWOC-2016)**

**cādence**

*25<sup>th</sup> May 2016 - 26<sup>th</sup> May 2016*

In Association with

**Entuple Technologies Pvt .Ltd.**  
**Indian Society for Technical Education**  
(SKIT Student Chapter)

**The Institution of Electronics and Telecommunication Engineers**  
(SKIT Student Chapter)



Organized by  
**Department of Electronics & Communication Engineering**  
**(NBA Accredited-B.Tech Programme)**

**Co-Convener**

Mr. Vikas Pathak  
Ms. Pooja Choudhary

**Convener**

Prof. (Dr.) S. K. Bhatnagar  
HOD ECE

**Secretary**

Ms. Mamta Jain  
Ms. Manju Choudhary

**Important Dates**

Registration Deadline **May, 21, 2016**

Intimation of Confirmation **May, 23, 2016**

Email: [vlsideigncadence@gmail.com](mailto:vlsideigncadence@gmail.com)

**Limited seats, apply in advance**

Registration form is to be filled online through the link given below

<http://goo.gl/forms/FO2VuFp9C4>

**Swami Keshvanand Institute of Technology, Management & Gramothan**

Address:-SKIT,Ramnagar, Jagatpura, Jaipur-302017, Rajasthan

Tel:0141-5160400, 2752165/67

