National Workshop on VLSI Design Flow using Cadence EDA Tool $(\mathcal{N}WOC\mathcal{T} ext{-}2016)$

REGISTRATION DETAILS

Registration form is to be filled online through the link given below

http://goo.gl/forms/FO2VuFp9C4

Only online registration form is accepted.

REGISTRATION FEE

Faculty/Students 600 INR

Fee can be paid through cash or online.

Bank Details for online Fee Deposit

Acc. Holder's Name: Swami Keshvanand Institute of Technology, Management and

Gramothan

Account no.: (NEFT/RTGS/E-payment)

142102000000471

IFSC Code: IBKL0000298

Bank Code: 298

MICR Code: 302259005

Registration fee includes Participation and Certification.

FOR FURTHER ENQUIRIES CONTACT

Mr. Vikas Pathak, Reader

Dept. of Electronics & Communication Engineering

Mobile No: +918503856191 Email: vikaspathak85@gmail.com

Ms. Pooja Choudhary, Lecturer

Dept. of Electronics & Communication Engineering

Mobile No: +919460869377

Email:-poojachoudhary 87@gmail.com

ORGANISING COMMITTEE

CONVENER

Prof. (Dr.) S. K. Bhatnagar,

Director (Research) & Head, Dept. of Electronics and Communication Engineering

Mobile Number: +91 -9460 327252,

Phone (R): +91-141-2786272 Email: <u>bhatnagar_skb@yahoo.de</u>

CO- CONVENER

Mr. Vikas Pathak, Reader

Ms. Pooja Choudhary, Lecturer

ORGANIZING SECRETARY

Ms. Mamta Jain, Reader

Ms. Manju Choudhary, Sr. Lecturer

RESOURCE PERSON

Mr. Raghav Pachaury

Entuple Technologies Pvt. Ltd

Phone: 09599039673.

E-Mail: easi@entuple.com, www.entuple.com

National Workshop on "VLSI Design Flow using Cadence EDA Tool" $(\mathcal{N}WOC\mathcal{T}\text{-}2016)$

25th-26th May 2016



cādence



In association with

Entuple Technologies Pvt. Ltd.
Indian Society for Technical Education
(SKIT Student Chapter)

The Institution of Electronics and Telecommunication Engineers

(SKIT Student Chapter)

Organized by:



Department of Electronics & Communication Engineering

(NBA Accredited-B.Tech Programme)

Swami Keshvanand Institute of Technology, Management & Gramothan

Address:-SKIT,Ramnagaria, Jagatpura, Jaipur-302017, Rajasthan Tel:0141-5160400, 2752165/6

ABOUT THE COLLEGE

ABOUT CADENCE

ABOUT ENTUPLE

Swami Keshvanand Institute of Technology, Management & Gramothan (SKIT) inspired from the learnings of Swami Keshvanand, was established in the year 2000 by Technocrats and Managers Society for Advanced Learning. Today the institute is recognized as one of the centers of academic excellence in Northern India which has been realized through efficient & dedicated faculty members, innovative teaching-learning methods, state of art infrastructure and core values of discipline. The Institute is affiliated to Rajasthan Technical University, Kota and approved by All India Council for Technical Education (AICTE), Ministry of Human Resource Development, and government of India to offer Postgraduate and Graduate Courses in Engineering and Management. All the departments of institute are accredited by National Board of Accreditation (NBA).

ABOUT THE DEPARTMENT

The Electronics and Communication Engineering (ECE) Department has a rich tradition in research and teaching. All efforts are subtly harnessed with the aim of preparing the budding engineers to face the challenging dimensions of technical excellence in areas such as Communication, Antenna, MEMS and Electronic Devices. Faculty members of the department put in consistent efforts for field exposure of students through various research- oriented projects. The Department offers a perfect blend of electrical, electronics and computer related courses to help students pursue a professional career or higher studies. We invite you to join us to put in best efforts for society.

Vision of the Department

To make the department a center of excellence in electronics and communication engineering.

Mission of the Department

To provide the students an environment for understanding basics of electronics and communication engineering and to prepare the students for their professional careers.

Cadence is a leading provider of Electronic Design Automation (EDA) and semiconductor IP. Their custom/analog tools help engineers design the transistors, standard cells, and IP blocks that make up SoCs. Their digital tools automate the design and verification of Giga-scale, Giga-hertz SoCs at the latest semiconductor processing nodes. Their IC packaging and PCB tools permit the design of complete boards and subsystems.

Cadence also offers a growing portfolio of design IP and verification IP for memories, interface protocols, analog/mixed-signal components, and specialized processors. And reaching up to the systems level, Cadence offers an integrated suite of hardware/software co-development platforms. In short, Cadence® technology helps customers build great products that connect the world.

Cadence India is present in Noida, Bangalore, Pune and Hyderabad. Established in 1987, the Noida site is the largest Cadence R&D site outside the U.S. R&D work done in India focuses on developing design automation solutions to address the needs of advanced technology nodes by leveraging Cadence leadership in EDA technology.

AIM OF WORKSHOP

The aim of this workshop is to provide hands-on Analog & Digitial (ASIC) VLSI Design Flow using the state-of-the-art Cadence EDA tools. The participants will have an exposure to the Circuit Design & Simulation, Layout, Physical Verification (DRC, LVS), and RC Extraction of Layouts. The workshop includes practice sessions on the Cadence design and simulation tools (Encounter, RTL Compiler, Virtuoso, Spectre, Assura and Incisive).

Head Quartered at Bangalore, India, Entuple Technologies was founded on 1st January 2010 by professionals with a combined experience of over 80 years in the Electronics Industry. Combined from the words "Enable" and "n-tuple", Entuple is suggestive of enabling multi-dimensional possibilities and growth for our customers and all associates. The management team with its experience in different sectors such as Telecommunication, Defense and Aerospace, Power & Utility OEMs, Research & Academia has joined together to build a world class team of Next Generation Solution Enablers in system design technologies. Partnering with technology leaders in such areas we also bring together a dynamic ecosystem for our customers.

HIGHLIGHTS

- First day will be the full Analog flow using Virtuoso tool.
- Second day will be the Digital Design Flow using Encounter and RTL Compiler.

PRTICIPANTS

The workshop is open to Faculty of Engineering colleges, Research Scholars and PG Students. Participants will be expected to have knowledge about VLSI Design.

IMPORTANT DATES

Registration May, 21, 2016

Deadline

Intimation of May, 23, 2016

Confirmation

Email: <u>vlsidesigncadence@gmail.com</u>

Limited seats, apply in advance.